

PATENT



ATTORNEY DOCKET NO.: Intel 2207/10121
ASSIGNEE: INTEL CORPORATION

21838
41

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANTS : Sailesh KOTTAPALLI et al.

RECEIVED

SERIAL NO. : 09/751,762

SEP 22 2004

FILED : December 29, 2000


Technology Center 2100

FOR : METHOD FOR CONVERTING PIPELINE STALLS
CAUSED BY INSTRUCTIONS WITH LONG LATENCY
MEMORY ACCESSES TO PIPELINE FLUSHES IN A
MULTITHREADED PROCESSOR WHERE THE
INSTRUCTIONS ARE RE-EXECUTED UPON
COMPLETION OF THE ACCESSES

GROUP ART UNIT : 2183

EXAMINER : Shane F. GERSTL

M/S: AMENDMENTS
Commissioner for Patents
PO Box 1450
Alexandria, VA 22313-1450



RESPONSE

The following amendments and remarks below are respectfully submitted in response to the Office Action dated June 3, 2004.

Listing of the Claims begin on page 2 of this response.

Remarks/ Arguments begin on page 6 of this response.